2 over pre-existing Si based devices, offering substantial advantages in applications where high power, temperature, and frequency are required.
Although commercial SiC MOSFETs are now available, their performance is still far from theoretical limits. The 4H-SiC polytype is the material of choice owing to its high bulk mobility of electrons, however the performance of n-channel 4H-SiC MOSFETs is still limited by very low mobility of the electrons in the MOSFET channel. Extensive research has attributed the low mobility to a large density of shallow acceptor-type near-interface oxide traps (NITs) that are energetically located near the bottom of the conduction band (E C ) in the 4H-SiC energy gap 2 . The exact origin of these NITs is yet unclear although it has been speculated that they are associated with electrically active carbon and other related defects formed in the oxide, near the SiC-SiO 2 interface during the thermal oxidation process 3 . Vast improvements of this interfacial region have been realised by growing or annealing gate oxides in nitric oxide (NO) ambients. Nitridation methods are known to significantly reduce the density of NITs [3] [4] [5] [6] [7] and increase channel mobility 8, 9 although it is still far from the bulk mobility limit. Evidently a strong link exists between the large density of near-interface traps and the channel-electron mobility of 4H-SiC
MOSFETs. Therefore, it is important to correctly characterise and determine the nature of these NITs to enable further improvements in the mobility of SiC
MOSFETs. Previous research has focused on NITs that are energetically located in the SiC energy gap, based on measurements of capacitance-voltage (C-V) curves and conductance of MOS capacitors in depletion. The NITs that are aligned to the energy gap, which are active when a MOSFET is biased in the depletion mode, can impact the threshold voltage of a MOSFET. However, these NITs cannot explain the large reduction of channel-electron mobility of MOSFETs biased in the strong-inversion region. Given that the quantum-confinement effect in the channel of a MOSFET in strong inversion sets the Fermi level inside the conduction band, it becomes important to investigate potential existence of NITs with energy levels that are aligned to the conduction band. It is possible to explain the occupancy of NITs aligned to the conduction band without surface quantization, which means using the classical approach where the Fermi level remains well below E C. However, this approach would be less realistic given that the quantum-confinement effects in MOS inversion layers do exist.
In this letter, we show that alternating-current (AC) conductance measurements on N-type MOS capacitors in accumulation based on the quantum-confinement effect, can be used to identify the NITs that can directly impact channel-carrier mobility in SiC MOSFETs.
Quantum confinement effects are pronounced in the channel of MOSFETs because of the very high electric fields and, consequently, very narrow energy wells confining the channel electrons. The quantum confinement of carriers to a potential well that restricts the carrier motion in two dimensions is characterized by quantized twodimensional energy subbands inside the conduction band [10] [11] [12] [13] [14] , as illustrated in Fig. 1 .
Given that the bottom of the lowest two-dimensional subband (E 0 ) is well above the energy that corresponds to the bottom of the three-dimensional conduction band (E C ), the channel electrons do not appear in the two-dimensional subbands before the surface energy bending is so strong that the Fermi level appears well above E C . The Physical models and simulations to quantify quantum confinement effects on 4H-SiC MOSFET conduction-band trap occupancy, employing the density gradient formalism 15 and density functional theory 16 , have been investigated. They have shown excellent comparison to experimentally measured MOSFETs with significant differences observed in trap occupancy compared to classical methods implying that quantum confinement effects should be considered while evaluating trap distributions.
Given that the quantum confinement effect sets the Fermi level in strong inversion
well above E C, the electrons from the inversion layer are able to directly communicate with near-interface traps whose levels are aligned to the conduction band by tunneling. Figure 2 (a) illustrates these effects on a strongly inverted P-type substrate to form the N-type channel in a SiC MOSFET. The Fermi level is positioned above Since it is very useful to utilize MOS capacitors rather than complete MOSFETs for characterization of the quality of SiC-SiO 2 interface, we will show that the described effect of NITs can be experimentally observed with conductance measurements on Ntype MOS capacitors. which is also shown in Fig. 2 
(b).
To measure the effects of NITs situated above E C , MOS capacitors were fabricated on n-type, silicon faced, 4H-SiC wafers with an epitaxial layer doped by nitrogen to a concentration of 10 16 cm -3 . Prior to oxidation the samples were prepared using a Radio Corporation of America (RCA) cleaning procedure. The gate oxide was thermally grown using a similar nitridation "sandwich" process to improve interface qualities as proposed by Schorner et al. 8 . Aluminium gate contacts were sputter deposited and defined by photolithography to form 500 µm squares. Aluminium was also deposited on the back of the samples for the ohmic contact. Capacitor gate voltages were swept between 10 V to -10 V at 10 kHz and 25°C to measure the conductance between strong accumulation and deep depletion, as shown in Fig. 3(a) .
The samples were then biased well into accumulation (V G = 9.5 V) and swept between 1 kHz to 100 kHz at both 25°C and 200°C to determine the frequency and temperature dependencies of the measured accumulation conductance, as illustrated in Fig. 3(b) . The gate-oxide thickness was approximately 50 nm as determined from the accumulation capacitance.
FIG. 3. Capacitance-voltage and conductance-voltage characteristics of an N-type MOS capacitor (a) and the accumulation conductance measured over different freqencies and temperatures (b).
The fact that the measured AC conductance in accumulation does not drop to zero level, as seen in Fig. 3(a) , indicates the presence of the suspected conduction-band NITs. To verify this conclusion, the DC conductance was measured and found to be at low ρA values, close to measurement noise levels. This shows that the AC accumulation conductance is not due to oxide leakage. The bias independence of the accumulation conductance is largely due to the effective pinning of the Fermi level, whereby the influence of additional gate bias becomes quite minor once Fermi level enters the conduction band.
Clearly, the capture and the release of electrons by these NITs, as illustrated in Fig.   2 (b), have to occur by tunneling as opposed to thermal emission. According to this mechanism, the accumulation conductance has to be independent of temperature. The results presented in Fig. 3(b) show that the accumulation conductance (V G = 9.5V) exhibits no temperature dependencies that indicate the presence of thermal emission.
These measurements therefore demonstrate that the accumulation conductance is due 
